

Design of Digital FIR Filter using SPST based Multipliers

A THESIS SUBMITTED IN PARTIAL FULFILLMENT
OF THE REQUIREMENTS FOR THE DEGREE OF

Master of Technology

In

VLSI DESIGN and EMBEDDED SYSTEM

By

CHANDRASHEKAR.K

Roll No : 20607010



Department of Electronics & Communication Engineering
National Institute of Technology
Rourkela
2008

Design of Digital FIR Filter using SPST based Multipliers

A THESIS SUBMITTED IN PARTIAL FULFILLMENT
OF THE REQUIREMENTS FOR THE DEGREE OF

Master of Technology

In

VLSI DESIGN and EMBEDDED SYSTEM

By

CHANDRASHEKAR.K

Roll No : 20607010

Under the Guidance of

Prof.K.K.MAHAPATRA



Department of Electronics & Communication Engineering
National Institute of Technology
Rourkela
2008

CONTENTS

| | |
|---|------------|
| Acknowledgement | V |
| Abstract | VI |
| List of Figures | VII |
| List of Tables | IX |
| List of Windows | X |
| | |
| 1. INTRODUCTION | 1 |
| 1.1 Motivation | 2 |
| 1.2 Outline | 3 |
| | |
| 2. FUNDAMENTALS OF LOW POWER DESIGN | |
| 2.1 Design Flow | 5 |
| 2.2 CMOS Component Model | 7 |
| 2.2.1 Dynamic power dissipation | 8 |
| 2.2.2 Static Power Dissipation | 12 |
| 2.3 Basic Principles of Low Power Design | 12 |
| 2.3.1 Reduce Voltage and Frequency | 13 |
| 2.3.2 Reduce capacitance | 14 |
| 2.3.3 Reduce Leakage and Static Currents | 14 |
| | |
| 3. ADDERS | |
| 3.1. Introduction to the adder basics | 16 |
| 3.1.1 Half adder | 16 |
| 3.1.2 Full adder | 17 |
| 3.1.3 Multiple bit adders | 19 |
| 3.2 A low power SPST adder | 20 |
| 3.2.1 Spurious power suppression technique (SPST) | 22 |
| 3.3 Conclusion for adder | 31 |

4. MULTIPLIERS

| | |
|---|-----------|
| I. Multiplier background | 33 |
| 4.1 Basic Multiplier | 33 |
| 4.1.1 Basic binary multiplier | 33 |
| 4.1.2 Partial product generation | 34 |
| 4.2 Introduction to tree structured multiplier | 35 |
| 4.3 Speeding up of multiplication | 36 |
| 4.3.1 Sequential multiplier | 36 |
| 4.3.2 Parallel multiplier | 37 |
| 4.4 Booth's multiplier | 37 |
| II. Low power multipliers | 40 |
| 4.5 Pipelined modified booth multiplication | 40 |
| 4.5.1 Problems in computing 2's complement number | 41 |
| 4.5.2 Modified booth pipelined multiplication | 42 |
| 4.6 Low power multiplier with the SPST technique | 47 |
| 4.6.1 Applying the SPST on the modified booth encoder | 47 |
| 4.6.2 applying the SPST on the compression tree | 49 |
| 4.7 Problems in SPST based multipliers | 50 |
| 4.8 Proposed multiplier with SPST adders | 52 |

5. FIR FILTER

| | |
|--|----|
| 5.1 Introduction to Digital Filters | 54 |
| 5.1.1 Analog and Digital Filters | 54 |
| 5.1.2 Advantages of using Digital Filters | 55 |
| 5.2 Design of Digital FIR filter | 57 |
| 5.3 Convolution representation of Digital FIR filter | 58 |
| 5.4 Conclusion | 61 |

| | |
|-------------------|-----------|
| REFERENCES | 62 |
|-------------------|-----------|

Acknowledgement

I would like to express my gratitude to my major **Prof. K. K. Mahapatra** for his guidance, advice and constant support throughout my thesis work. I would like to thank him for being my advisor here at National Institute of Technology (Deemed University).

Next, I want to express my respects to **Prof. G.S.Rath, Prof. G. Panda, Prof. S.K. Patra** and **Dr. S. Meher** for teaching me and also helping me how to learn. They have been great sources of inspiration to me and I thank them from the bottom of my heart.

I would like to thank all faculty members and staff of the Department of Electronics and Communication Engineering, N.I.T. Rourkela for their generous help in various ways for the completion of this thesis.

I would also like to mention the names of **Jithendra sir, sudheer, vijay, leslin, sonali and sakshi** for helping me a lot during the thesis period.

I would like to thank all my friends and especially my classmates for all the thoughtful and mind stimulating discussions we had, which prompted us to think beyond the obvious. I've enjoyed their companionship so much during my stay at NIT, Rourkela.

I am especially indebted to my parents for their love, sacrifice, and support. They are my first teachers after I came to this world and have set great examples for me about how to live, study, and work.

CHANDRASHEKAR.K
Roll No: 20607010
Dept of ECE, NIT, Rourkela

ABSTRACT

Multiplication and addition are the most basic operations in all DSP applications. We are going for a low power implementation of these basic operations, as the power has a huge impact on the life of battery, as well as on the system life time. This paper provides the experience of applying an advanced version of former spurious power suppression technique(SPST) on multipliers for high speed and low power purposes. For this first we are applying this SPST technique on adder. Later we use SPST based adder on both modified booth decoder and the compression tree of multipliers to enlarge the power reduction. The simulation results show that the SPST implementation with AND gates own extremely high flexibility on adjusting the data asserting time which not only facilitates the robustness of SPST but also leads speed improvement as well as dissipating very lesser power by gaining 40% power reduction.

For the application point of view i have designed a 12-tap,16 bit signed digital FIR Filter in which i have used SPST based adder and multiplier components to decrease the power as well as to increase the speed.

Simulation results show that the FIR filter with SPST based multipliers is owning approximately 35% power reduction and 15% speed improvement compared to a FIR filter with tree multipliers.

LIST OF FIGURES

| Fig no. | TITLE | Page no. |
|----------------|---|-----------------|
| 2.1 | CMOS Inverter | 8 |
| 2.2 | CMOS Inverter with node currents | 10 |
| 2.3 | CMOS Inverter transfer characteristics | 11 |
| 2.4 | Short circuit current of a CMOS Inverter during input transition | 11 |
| 3.1 | Half adder circuit diagram | 16 |
| 3.2 | Full adder circuit diagram | 18 |
| 3.3 | 4-bit ripple carry adder | 19 |
| 3.4 | Spurious transition cases in multimedia/DSP applications | 22 |
| 3.5 | Adder/Subtractor design based on proposed SPST technique | 25 |
| 3.6 | Timing diagram of the control signals of detection logic circuits after assertion | 26 |
| 3.7 | Detection logic circuit using registers to assert control signal | 26 |
| 3.8 | Detection logic circuit using AND gates to assert control signal | 27 |
| 4.1 | Basic binary multiplication | 33 |
| 4.2 | Signed multiplication algorithm | 34 |
| 4.3 | Partial product generation logic | 35 |
| 4.4 | Array structured Multiplier | 36 |
| 4.5 | Multiplier bit grouping according to booth encoding | 38 |
| 4.6 | Partial product generation for 6*6 bit modified booth Multiplication | 43 |
| 4.7 | Data flow of a 6*6 bit modified booth multiplier with the partial product generation scheme | 44 |
| 4.8 | Illustration of multiplication using booth encoding, where PP0 to PP7 denote the partial products | 48 |
| 4.9 | SPST equipped modified booth encoder | 49 |
| 4.10 | Low power SPST equipped multiplier with SPST booth encoder | 50 |

| | | |
|------|--|----|
| 4.11 | Illustrative example for multiplication explaining the problems in SPST multiplication | 51 |
| 4.12 | Proposed low power SPST equipped multiplier with SPST adders | 52 |
| 5.1 | Basic FIR filter | 57 |

LIST OF TABLES

| Table no. | TITLE | Page no. |
|------------------|---|-----------------|
| 3.1 | Truth table for Half adder | 17 |
| 3.2 | Truth table for Full adder | 18 |
| 4.1 | Booth encoding table | 38 |
| 4.2 | Multiplication recoding for radix-4 booth's algorithm | 39 |

LIST OF WINDOWS

| Window no | TITLE | Page no. |
|------------------|---|-----------------|
| 3.1 | Output waveform of SPST adder | 28 |
| 3.2 | Power calculations for carry propagation adder | 29 |
| 3.3 | Power calculations for SPST adder | 30 |
| 4.1 | Power calculations for tree multiplier | 45 |
| 4.2 | Power calculations for pipelined booth multiplier | 46 |
| 5.1 | Output waveform for FIR Filter | 59 |
| 5.2 | Power calculations for FIR with conventional multiplier | 60 |
| 5.3 | Power calculations for FIR with SPST technique | 61 |